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Reduction of Connections for Multibus
Organization
TOMAS LANG, MATEO VALERO, AND MIGUEL A. FIOL
Abstract-The multibus interconnection network is an attractive
solution for connecting processors and memory modules in a multip-
rocessor with shared memory. It provides a throughput which is in-
termediate between the single bus and the crossbar, with a corre-
sponding intermediate cost.
The standard connection scheme for the multibus connects all
processors and all memory modules to all buses. This connection
scheme is redundant and expensive for a relatively large number of
buses.
Reduced connection schemes that produce the same throughput as
the standard connection are presented. The schemes are optimal with
respect to the number of connections, are easy to arbitrate, reliable
when a bus fails, and expandable. The reduction is speciaDly significant
when the number of buses is relatively large, being of 25 percent when
this number is half the number of memory modules.
Index Terms-Arbitration, connection reduction, interconnection
network, multiple buses, multiprocessors.
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I. INTRODUCTION
ONE of the many important aspects to consider in the
0 design of multiprocessor systems is the structure of the
network connecting the processors to the shared memory
modules. Many parameters have a bearing on this choice.
Among them: reliability, cost, modularity, bandwidth, number
of processors, and expandability.
Several interconnection networks have been proposed, such
as the crossbar [1], single bus [2], multibus [3], [4], and other
special interconnection networks [5]. There are several analytic
models to assess the performance of the various topologies
under different processor demand patterns [3], [6], [7].
The multibus interconnection is an attractive solution for
connecting processors and memory modules in a multipro-
cessor with shared memory. It provides a throughput which
is intermediate between the single bus and the crossbar, with
a corresponding intermediate cost. Moreover, if the processor
requests are independent and uniformly distributed among the
memory modules, the amount of memory conflicts makes the
throughput obtained with the crossbar roughly the same as that
obtained with the multibus with a number of buses slightly
larger than half the number of processors [4].
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Fig. 1. (a) Complete multibus interconnection scheme. (b) Matrix repre-
sentation of complete interconnection (memory-buses part). (Entries in-
dicate the buses numbers connected to a memory module.) (c) Matrix
representation of complete interconnection (processors-buses part).
The multibus interconnection has been studied in [3], [8].
A fast and modular arbiter for this network has been proposed
in [9].
The standard connection scheme for the multibus case is
illustrated in Fig. 1 where all P processors and all M memory
modules are connected to all B buses. The resulting number
of connections is B(M + P), which can be large and result in
a costly network. In this paper, we show that this connection
is redundant and that reduced schemes produce the same
throughput at a lower cost. The reduction is especially sig-
nificant when the number of buses is relatively large. For ex-
ample, the number of connections required is reduced by ap-
proximately 25 percent when the number of buses is half the
number of processors (for M = P).
To show the practicality of these reduced schemes, we in-
vestigate their cost (measured by the number of connections
and the memory and bus loads), the arbitration com-
plexity and speed, the reliability (as the possibility of
functioning in a degraded form when a bus fails), and the ex-
pandability (that is, the reconfiguration required to increase
the number of buses, memory modules, and processors). We
conclude that there are connection schemes that adequately
satisfy these requirements.
II. REDUCTION IN THE NUMBER OF MEMORY-BUS
CONNECTIONS
As mentioned in the Introduction, the complete intercon-
nection of Fig. 1 is redundant. As an example, consider the
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Memory Modules
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Fig. 2. Trapezoidal interconnection. (For 16 memory-modules, 8 buses.)
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Fig. 3. Illustration for proof of Theorem 1.
Memory Modules
0l | 2 | 3 | 4 | 5 | 6 | 7 |8 |9 |10 11 |12 13 14 15
7 7 7 7 7 7 7 7 7
56 6 6 6 6 6 6 6 6
5 5 5 5 5OO O 5 5 5_ 5
4 44 4 4 4 4 4 4
3 3 3 3 3 3 3 3 3
2 2 2 2 2 2 2 ~~~~~22
xx x x x x
Busses
x x
x indicates requested module; modules 0,1,2,3,4 cannot be assigned
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Fig. 4. Connection satisfying lower bound but with degradation.
reduction of connections between memory modules and buses The trapezoidal connection is a reduced scheme which
shown in Fig. 2 (trapezoidal connection-scheme). It is provides the same throughput as the complete connection but,
straightforward to show that any B memory modules can be as indicated by the following theorem, it is not minimal.
connected to the B buses, and thevefore that the throughput Theorem 1: A lower bound on the number of memory
of the trapezoidal scheme is the sanme as that of the complete modules connected to a bus is M - B + 1 (assuming that all
connection. A possible assignment algorithm would be to as- processors are connected to all buses).
sign the buses in ascending order to mnemory modules also in Proof: By contradiction. Suppose thatM - B connections
ascending order. At this point, we are only interested in for bus j are sufficient. Then there are B modules not con-
showing that an assignment algorithm exists: in Section V we nected to that bus and, if the requests correspond to these B
consider fair algorithms which lead to simple arbiter imple- modules, then bus j cannot- be assigned (Fig. 3). The




IEEE TRANSACTIONS ON COMPUTERS, VOL. c-32, NO. 8, AUGUST 1983
Memory Modules
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Fig. 5. (a) Rhombic interconnection. (b) Staircase connection. (c) Cyclic





Of course, these minimal connections have to follow a pat- I MINIMAL MEMORY-Bus CONNECTION SCHEMES
tern so that the buses can be assigned to any B memory mod- AND THEIR COSTS
ules. A necessary, but not sufficient, condition is that any set
of B memory modules is connected to B buses. That this con- In Fig. 5 we present several connection schemes that are
dition is not sufficient is shown by the example of Fig. 4. minimal: the rhombic, the staircase, and the balanced schemes
In the next section, we present several schemes that produce (for 16 memory-modules, 8 buses). They all satisfy the con-
no dearadation in throughput and are minimal. dition that, for any B requests, the B buses can be assigned.
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TABLE I
COST PARAMETERS FOR REDUCED SCHEMES
Scheme NQ of connections Max. Bus load Max. Memory load
Complete B(P+M) P+M B
Trapezoidal| B[P+M- PAM1 P+| Bl
B if M > 2B
Rhonsbic B[P+M-(B-1)] P+M-B+1 M-B if M < 2B
Staircase B[P+M-(B-1)] P+M-B+1 B
Cyclic B[P+M-(B-2)] P+M-B+2 | (Y B+2) B 5
Ba l a nced B [P+4- (B-1 )] P+MM-B+l + 1
In addition, in Fig. 5(d) we show a cyclic scheme. This is not
minimal (each bus is connected to ten memory modules), but
it has the important characteristic that each memory module
is connected to the same number of buses.
The cost of these schemes is presented in Table I, taking into
account the parameters indicated in the introduction: number
of connections, and memory-module and bus loads. All the
minimal schemes have the same number of connections, but
they differ in-the loads. With respect to maximum memory
loads, the rhombic is better than the staircase for large values
of B. The best are the cyclic and the balanced.
IV. REDUCTION IN THE NUMBER OF CONNECTIONS
BETWEEN MEMORY AND BUSES AND BETWEEN BUSES
AND PROCESSORS
In Section III, we discussed minimal schemes for the
memory-bus connection assuming that the processor-bus
scheme is complete. Of course, the same type of reduction can
be obtained, in the processor-bus connection if the memory-bus
scheme is complete. We now consider what happens if we re-
duce both connections simultaneously.
Theorem 2: Consider bus i and let mi and pi be the number
of memory modules and processors connected to it. Then, for
no degradation, mi and pi have to satisfy the following re-
strictions:
1) M- B + 1 $ mi $ M
2) (P+M+1)-(B+m1) p1,P.
Proof: Part 1) has already been proved in Theorem 1. For
part 2), if bus i is connected to mi memory modules, it is dis-
connected from M - mi. If B memory modules are requested,
among which are theM - mi that are not connected to bus i,
it is necessary to select one among the other B - (M -mi) to
assign to bus i (note. because of 1), B - (M-i) > 1).
Since it is necessary to be able to connect any processor to
any memory, the selection of one of the B - (M -mz) memory
modules requires that- no more than [B - (M - mi)] - 1
processors be disconnected from bus i. Therefore
> P - [B-(M-i)] + 1.
Corollary: If each bus is connected to m memory modules,
the minimal total number of connections is
Bim+B[P+M+1M - (B+ m)] =B[P+M-B+ 1].
Note that this number is independent of m. Therefore, a
minimal solution is obtained by minimizing one set of con-
nections (mnemory-bus or bus-processor) and keeping the other
complete.
Due to this corollary, in the following we continue to con-
sider the schemes presented in Section III.
V. ARBITRATION METHODS
We now discuss the arbitration algorithms that are appli-
cable to the presented connection schemes. For some schemes
the corresponding algorithms seem easy to implement and,
therefore, these schemes are- of practical interest. For others,
no simple algorithm has yet been found.
The arbitration algorithm should be fair, in the sense that
all processors should have the same probability of accessing
memory, and should be easy to implement. These two re-
quirements are sometimes conflicting; in these cases, it might
be convenient to divide the arbitration process into two
parts:
1) A fair selection process, which selects min (B, R)
memory modules from the R memory modules that have at
least one pending request.
2) An assignment process, which assigns the buses to the
selected memory modules.
The selection process does not depend on the connection
scheme. A fair cyclic algorithm is easily implementable with
a fast and modular circuit.
The bus-assignment process depends on the connection
scheme. We now investigate assignment algorithms that lead
to a simple implementation.
For the complete and trapezoidal schemes, the assignment
can be performed by assigning an increasing bus number to
an increasing module number. This is formalized in the fol-
lowing algorithm. S(j) = 1 indicates that the jth module has
been selected by the selection process and the value of B(i)
specifies the memory module to which bus i is assigned:
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i = 0
FORj = 0 until M - 1 DO





This algorithm is easy to implement and results in a modular
and fast network 191.
For the rhombic scheme, a possible algorithm is
i = 0
FORj = 0 to M-B DO
IF S(j) = 1 THEN
BEGIN
B(i) =j;
i= i + 1;
END
FORj =M-B+ ltoM- IDO
IF S(j) = 1 THEN
BEGIN






i = j-(M-B) + 1
END.
This algorithm is also simple to implement. It represents a
small variation with respect to the implementation for the
trapezoidal case.
For the staircase scheme an algorithm is
k = 0
FORj=OtoB- 1 DO
IF Sj) = 1 THEN BU) = j
ELSE
A(k) =j;
k = k + 1;
k = 0
FOR] = BtoM- IDO
IFSj) = 1 THEN B(A(k)) =j;
k = k + 1.
This algorithm is a little more complex to implement be-
cause the information of which buses are not assigned in the
first part has to be transmitted to the second.
For the cyclic scheme, as illustrated by Fig. 5(c), there does
not seem to exist a simple algorithm. It appears to be necessary
to inspect all selected requests to make the assignments.
Nevertheless, for an adequate renumbering of the memory
modules, an algorithm has been obtained that is acceptable.
At present we are working on the improvement and general-
ization of this algorithm.
For the balanced scheme, the assignment algorithm seems
to be complex to implement in hardware.
As a conclusion, we see that from the point of view of arbi-
tration, the rhombic and the staircase schemes are accept-
able.
VI. RELIABILITY
We now consider the reliability of the connection schemes.
We modify the connections so that the system can operate in
a degraded form when a bus fails.
The complete connection does not require any modification.
If a bus fails, the arbiter would assign the remaining B - 1
buses. As these buses are connected to all memory modules,
no connection problem arises.
The trapezoidal connection has to be modified to permit this
degraded -operation. This can be seen by the fact that if there
are B - 1 buses, Theorem 1 requires that every bus be con-
nected to at least M - B + 2 memory modules, and this is not
the case for bus number B - 1 (which is connected toM - B
+ 1 memory modules). Also memory module 0 is connected
only to bus 0 so that it would be completely disconnected if bus
O fails. Consequently, the minimum modification required is
to connect bus B - 1 also to module 0, resulting in the con-
nection scheme indicated in Fig. 6(a). It is easy to seejat in
this case, the assignment of the B - 1 buses can ALways be
done. The arbitration procedure has to be changed as follows:
assign bus B - 1 to memory module O (unless this bus fails),
and then assign from bus 0 in ascending order. Of course, it is
necessary to skip the failed bus.
The rhombic connection has to be modified similarly. To
satisfy the theorem, one additional connection has to be in-
cluded for each bus. Fig. 6(b) shows a modified connection
scheme that allows the degraded operation. The arbitration
algorithm has to be changed, as for the trapezoidal case.
The staircase connection is modified as indicated in Fig. 6(c)
in order to satisfy the theorem and assure that a memory
module is connected, at least, to two buses. In this case, the
arbitration has to be modified considerably. To avoid this, a
somewhat redundant connection is shown in Fig. 6(d), which
operates in degraded fashion with the same type of modifica-
tion to the arbitration procedure as for the rhombic case.
We do not show the modification of the cyclic and balanced
schemes due to their complicated arbitration algorithms.
We conclude that the rhombic and staircase schemes can
be easily modified to provide the required reliability.
VII. EXPANDABILITY
We consider now the reconfiguration that is necessary when
the system is expanded by adding a memory module or a
bus.
For the complete connection no reconfiguration is necessary,
that is, no changes in the connections to other memory modules
or buses is required. The new memory module is connected to
all buses and the new bus to all memory modules.
Similarly, no reconfiguration is necessary in the trapezoidal
case: the new memory module is connected to all buses and the
new bus is connected to the memory modules required to form
the expanded trapezoidal (Fig. 7).
In the rhombic'connection scheme, the connections have to
be reconfigured as indicated in Fig. 8. As shown, when a
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Fig. 6. (a) Trapezoidal interconnection with addition for reliability. (b)
Rhombic interconnection with addition for reliability. (c) Staircase inter-
connection scheme with addition for reliability. (d) Staircase intercon-
nection with addition for reliability and simple arbitration.
memory module is added, connections have to be added to M - indicated in Fig. 9. The situation is similar to the trapezoidal
B memory modules. On the other hand, when a bus is added, scheme when a memory module is added, and to the rhombic
some connections to the other buses can be eliminated. case when a bus is added.
The reconfiguration required for the staircase scheme is We do not discuss the reconfiguration for the cyclic and
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Memory Modules
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Fig. 7. (a) Adding one bus to the trapezoidal interconnection. (b)
Adding one memory module to the trapezoidal interconnection.
balanced case, considering the problems in arbiter imple-
mentation.
Consequently, the rhombic and staircase schemes are easily
expandable.
VIII. CONCLUSIONS
We have presented several multibus interconnection
schemes that are minimal in the number of connections and
have adequate characteristics with respect to arbitration, re-
liability, and expandability. The reduction in the number of
connections is significant if the number of buses is relatively
large, being of 25 percent for the case in which B = M/2 (for
M =P).
We have shown that the minimal number of connections can
be obtained by reducing only the memory-bus part of the
network and keeping the bus-processors part complete.
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Memory Modules
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Fig. 8. (a) Adding one bus to the rhombic interconnection. (b) Adding
one memory module to the rhombic interconnection.
Memory Modules
0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15
7 0 7 7 7 7 7 7 7
6 11 6 6 6 6 6 6 6
) ~ ~ ~~~5El 5 5 5 5 5 s s
4 04 4 4 4 4 4 4
3 0 3 3 3 3 3 3 3
2 ~I 2 2 2 2 2 2 2
1 ~~~~~~~I1 1 1 1. 1 1
0 0 0 0 0 0 0 0
Memory Modules
0 1 2 3 41 5 6 7 8 9 10 11 12 13 14 15 16
7 7 7 7 7 7 7 7 7 7
6 6 6 6 6 6 6 6 6 6
5 5 5 5 5 5 5 5 5 5
4 4 4 4 4 4 4 4 4 4
3 3 3 3 3 3 3 3 3 3
2 2 2 2 2 2 2 2 2 2
1 1 1 1 1 1 1 1 1
0 0 I0I 0 I0 I0 I0 0 0 0
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